Logic reset input. Asserting this terminal low resets the internal logic. An internal pullup resistor to Vdd is provided so only an external delay capacitor is required for proper power-up operation (see power-up reset in the Application Information section). The RESET terminal also incorporates an internal pulldown which is activated when the PD input is asserted high. This input is otherwise a standard logic input, and may also be driven by an open-drain type driver
Was this article helpful?